Chip Design ML papers, 2023–2026
EDA and placement
Scope: NeurIPS, ICLR, ICML and CVPR, 2023–2026. 179 papers are tagged with this topic.
Key findings
- Chip Design ML went from 28 papers in 2023 to 64 in 2026, roughly 2.3x in three years.
- NeurIPS publishes the most Chip Design ML work: 83 papers from 2023 to 2026, 46% of the four-venue total.
- The fastest-growing overlap is with Diffusion Models: papers tagged with both rose from 0 in 2023 to 9 in 2026.
- Among the 5 topics under Hardware and Compilers, it ranks #2 by 2026 paper count; the fastest grower in the group, Edge Inference, is up 4.0x versus 2.3x here.
Papers per venue
Counts by year and venue
| Year | NeurIPS | ICLR | ICML | CVPR | Total |
|---|---|---|---|---|---|
| 2023 | 13 | 4 | 8 | 3 | 28 |
| 2024 | 16 | 6 | 20 | 1 | 43 |
| 2025 | 20 | 9 | 9 | 6 | 44 |
| 2026 | 34 | 9 | 18 | 3 | 64 |
Representative papers
Spread across years and venues so every edition shows up
- NeurIPS 2026ChiP-STAR: Spatial-Topological Attention for Pre-trained Generative Chip Routing
- ICML 2026Order Matters: Unveiling the Hidden Impact of Macro Placement Sequences via Proxy-Guided LLM Evolution
- ICLR 2026How Muon’s Spectral Design Benefits Generalization: A Study on Imbalanced Data
- CVPR 2026PSDesigner Automated Graphic Design with a Human-Like Creative Workflow
- NeurIPS 2025MIHC: Multi-View Interpretable Hypergraph Neural Networks with Information Bottleneck for Chip Congestion Prediction
- ICML 2025Probabilistic Factorial Experimental Design for Combinatorial Interventions
- ICLR 2025LaMPlace: Learning to Optimize Cross-Stage Metrics in Macro Placement
- CVPR 2025From Elements to Design: A Layered Approach for Automatic Graphic Design Composition
- NeurIPS 2024AFBench: A Large-scale Benchmark for Airfoil Design
- ICML 2024A Circuit Domain Generalization Framework for Efficient Logic Synthesis in Chip Design
- ICLR 2024CircuitNet 2.0: An Advanced Dataset for Promoting Machine Learning Innovations in Realistic Chip Design Environment
- CVPR 2024Discontinuity-preserving Normal Integration with Auxiliary Edges
- NeurIPS 2023Circuit as Set of Points
- ICML 2023AbODE: Ab initio antibody design using conjoined ODEs
- ICLR 2023Neural Design for Genetic Perturbation Experiments
- CVPR 2023Visibility Constrained Wide-Band Illumination Spectrum Design for Seeing-in-the-Dark
- NeurIPS 2026DiffCool: Label-Free Synthesis of Chip-Tailored Heat Sinks via Thermal-Aware Diffusion
- ICML 2026Axiomatic Atlas: A Prescriptive Framework for Neural Architecture Design
- ICLR 2026Topology Matters in RTL Circuit Representation Learning
- CVPR 2026FEAT Fashion Editing and Try-On from Any Design
All Chip Design ML papers
18 papers, page 1 of 1
- ICML 2026Axiomatic Atlas: A Prescriptive Framework for Neural Architecture Design
- ICML 2026Design Linear Constrained Neural Layers with Implicit Convex Optimization
- ICML 2026Design-Based Anytime-Valid Inference for Randomized Experiments with Delayed Outcomes and Staggered Entry
- ICML 2026Evolution of Benchmark: Black-Box Optimization Benchmark Design through Large Language Model
- ICML 2026FlashSketch: Sketch-Kernel Co-Design for Fast Sparse Sketching on GPUs
- ICML 2026Incentivized Exploration with Stochastic Covariates: A Two-Stage Mechanism Design for Recommender System
- ICML 2026Leaderboard Incentives: Model Rankings under Strategic Post-Training
- ICML 2026Mitigating Plasticity Loss through Architectural Design in Continual Learning
- ICML 2026Neural Collapse by Design: Learning Class Prototypes on the Hypersphere
- ICML 2026Nonlinear Covariate Balance in Experimental Design
- ICML 2026Order Matters: Unveiling the Hidden Impact of Macro Placement Sequences via Proxy-Guided LLM Evolution
- ICML 2026Overcoming the Incentive Collapse Paradox
- ICML 2026Prototype Transformer: Towards Language Model Architectures Interpretable by Design
- ICML 2026ReNF: Rethinking the Design of Neural Long-Term Time Series Forecasters
- ICML 2026Risk-Averse and Optimistic Advertiser Incentive Compatibility in Auto-bidding
- ICML 2026RulePlanner: All-in-One Reinforcement Learner for Unifying Design Rules in 3D Floorplanning
- ICML 2026SiameseNorm: Breaking the Barrier to Reconciling Pre/Post-Norm
- ICML 2026Zeroth-Order Forward-Only SNN Training Inspiring Neuromorphic On-Chip Learning
Ask about this trend from Claude or Cursor
Connect the Paperlist MCP and your assistant can pull the numbers on this page while you draft a survey, pick a direction or plan a submission: papers per year and venue, growth, the fastest-rising sub-themes and representative papers, shaped around your question.
Copy this prompt into your assistant
Use paperlist to show how Chip Design ML papers grew at NeurIPS from 2023 to 2026, and which year jumped the most.
Tool the assistant calls: get_topic_stats {"topic": "chip-design-ml"}
Set up Paperlist MCP in two minutes (Claude Code, Cursor, Codex, ChatGPT)
FAQ
- How many Chip Design ML papers were published at NeurIPS, ICLR, ICML and CVPR from 2023 to 2026?
- 179 in total: 28 in 2023, 43 in 2024, 44 in 2025, 64 in 2026.
- How many Chip Design ML papers are at NeurIPS 2026?
- NeurIPS 2026 has 34 Chip Design ML papers, versus 20 the year before.
- How many Chip Design ML papers are at ICLR 2026?
- ICLR 2026 has 9 Chip Design ML papers, versus 9 the year before.
- How many Chip Design ML papers are at ICML 2026?
- ICML 2026 has 18 Chip Design ML papers, versus 9 the year before.
- How many Chip Design ML papers are at CVPR 2026?
- CVPR 2026 has 3 Chip Design ML papers, versus 6 the year before.
- Which conference publishes the most Chip Design ML papers?
- NeurIPS, with 83 papers from 2023 to 2026.